

## DYNAMIC ENGINEERING

150 Dubois St. Suite C, Santa Cruz, CA 95060 Ph: 831-457-8891 / Fax: 831-457-4793 sales@dyneng.com www.dyneng.com Est. 1988

## Statement of Volatility PN: PCIeBPMC & PCIeBPMCX1

**Manufacturer Part Number**: PCleBPMC & PCleBPMCX1, includes all options (-SCSI,-FAN1, etc.)

**Manufacturer Part Description**: PCle carrier with 1 or 4 lanes, PMC position with 32/33 up to PCl-X, local power supplies and user features.

**Memory Type**: Bridge and EEPROM

**Memory Size**: Tundra [IDT] Tsi384: Internal registers for configuration, FIFO memory to support link traffic. FIFO on PCIe lanes includes Four, 128-byte read completion buffers. FIFO on PCI(x) bus is a 4K byte read completion buffer.

Optional EEPROM: normally **not installed**. Memory to provide additional default settings for the bridge device. Programmed via configuration space on host side, not directly user configurable.

**Volatility**: FIFO memory is continuously rewritten during operation and effectively cleared by this process. EEPROM is non-volatile when installed.

**User Accessible**: EEPROM can be used to store Bridge configuration values by the user. FIFO within Bridge is not user accessible in the traditional sense as the PCIe traffic is flowing through these memories without user control.

**Clearing Procedure**: Use and Power cycle for FIFO memory. To clear the EEPROM a standard 3 pass write cycle would be required. In most cases this device is not installed and therefore not an issue

Notes or Warnings: None