

## DYNAMIC ENGINEERING

150 Dubois St. Suite C, Santa Cruz, CA 95060 Ph: 831-457-8891 / Fax: 831-457-4793 sales@dyneng.com www.dyneng.com Est. 1988

## Statement of Volatility PN: PCIe3IP & PCIe5IP

Manufacturer Part Number: PCle3IP & PCle5IP, includes all options (-BB, -EJ,

etc.)

Manufacturer Part Description: 1 lane PCle carrier with 3 or 5 IP Positions, local

power supplies and user features. **Memory Type**: FPGA and FLASH

**Memory Size**: FPGA Lattice LFE3-35EA: Internal registers for configuration, FIFO memory to support link traffic. FIFO on PCIe lanes includes read completion

buffers...

FLASH: 4Mx16. Memory to provide power on configuration to FPGA. Not user accessible.

**Volatility**: FIFO memory is continuously rewritten during operation and effectively cleared by this process. FLASH is non-volatile.

**User Accessible**: FIFO within FPGA is not user accessible in the traditional sense as the PCle traffic is flowing through these memories without user control.

Clearing Procedure: Use and Power cycle for FIFO memory. To clear the FLASH

a standard 3 pass write cycle would be required.

Notes or Warnings: None